You are here

PSoC Creator 3.3 서비스 팩 2 | Cypress Semiconductor

PSoC Creator 3.3 서비스 팩 2

As you may already know, PSoC Creator 3.3 Service Pack 2 is available for download on the Cypress website (https://www.cypress.com/creator). The Update Manager will be popping up desktop notifications soon. The release adds support for PSoC 4 S-series devices, a brand new CapSense component, and new EZ-BLE Bluetooth modules.

EZBLE PRoC Module

The S-series devices are the first PSoC chips with the Arm® Cortex™-M0+ core and our fourth generation CapSense technology. The 4000S devices are sampling now with the intelligent analog 4100S chips following along soon. Watch this space for development kit announcements!

Supporting these devices is a completely re-designed CapSense component that makes widget configuration easier, adds mutual-capacitance sensing for the best possible water rejection and long trace noise tolerance, and an API re-design to improve low power operation. You can even use the CapSense block as a 10-bit Analog-Digital Converter (ADC)!

CapSense_P4 Customizer GUI

PRoC users will be happy to see some new EZ-BLE modules that we're adding to the tool. These modules include the amazing XT/XR (Extended Temperature/Extended Range) device that really pushes the limits with 400m range and extended temperature tolerance.

As usual, we’ve also made quality improvements and minor enhancements. I strongly encourage you to install PSoC Creator 3.3 SP2. You can find more information, including the complete Release Notes, on the PSoC Creator product page at https://www.cypress.com/creator.

Blog: 

Comments

speedycat's picture

The build, programming and debug commands worked for me the first time I ran PSoC Creator 3.3 SP2 but not anymore. The output window gives very little information when trying to build:

Log file for this session is located at: C:\Users\myuser\AppData\Local\Temp\PSoC Creator-000.log
The following projects have new component updates available: MyProj
--------------- Build Started: 05/25/2016 12:36:39 Project: MyProj, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
The code generation step is up to date.
--------------- Build Failed: 05/25/2016 12:36:40 ---------------
--------------- Build Started: 05/25/2016 12:37:14 Project: MyProj, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
The code generation step is up to date.
--------------- Build Failed: 05/25/2016 12:37:14 ---------------

A "clean" followed with a "build" gives:

--------------- Clean Succeeded: 05/25/2016 12:46:36 ---------------
--------------- Build Started: 05/25/2016 12:46:57 Project: MyProj, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\myuser\AppData\Local\Cypress Semiconductor\PSoC Creator\3.3" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\myuser\Documents\MyProj\workspace\MyProj.cydsn\MyProj.cyprj -d CY8C4248LQI-BL583 -s C:\Users\myuser\Documents\MyProj\workspace\MyProj.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0065: information: Analog terminal "Pin_opa_00_inp_vref_1.analog_0" on TopDesign is unconnected.
 * C:\Users\myuser\Documents\MyProj\workspace\MyProj.cydsn\TopDesign\TopDesign.cysch (Signal: Net_1872)
 * C:\Users\myuser\Documents\MyProj\workspace\MyProj.cydsn\TopDesign\TopDesign.cysch (Shape_436.3)
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
Analog Placement ...
Analog Routing ...
Analog Code Generation ...
Digital Placement ...
Digital Routing ...
Bitstream Generation ...
Static timing analysis ...
API Generation ...
Dependency Generation ...
Clean Temporary Files ...
--------------- Build Failed: 05/25/2016 12:47:15 ---------------

However, the status bar at the bottom says "Ready, 0 Errors, 0 Warnings"; my failed builds are silently ignored. So the new PSoC Creator SP2 is pretty useless for me. I'll try to downgrade, hope that works.

speedycat's picture

I downgraded. That seemed to work for a while, but later the problem with the silent build fails came back. So SP2 was probably not the problem. I fixed the problem by deleting files I've added to my .gitignore:

workspace/MyProj.cydsn/MyProj.cyprj.*
workspace/workspace.cywrk.*
workspace/Backup/
workspace/Archive
workspace/ComponentUpdateLog.txt
workspace/MyProj.cydsn/codegentemp/
workspace/MyProj.cydsn/MyProj.rpt
workspace/MyProj.cydsn/MyProj.cyfit
workspace/MyProj.cydsn/MyProj.cycdx
workspace/MyProj.cydsn/Generated_Source
workspace/MyProj.cydsn/Export
workspace/MyProj.cydsn/CortexM0
workspace/MyProj.cydsn/MyProj_timing.html
workspace/MyProj.cydsn/MyProj.svd

 

MattLandrum's picture

Hey Speedycat, 

This is really uncool!  Can you file a ticket on this at cypress.com/support?  I would be happy to do it for you, but I am out of the office until Tuesday.  

--Matt (mdl@cypress.com)

yfs's picture

It looks like the build is failing because it cannot delete one or more temporary files. These are created during the build process but are not required afterwards. The chances are that you have a viable hex file in the CortexM0\ARM_GCC_493\Debug folder. Unfortunately, I suspect PSoC Creator will not let you program it because it will always do a rebuild. You could program with PSoC Programmer but that is not a long term solution.Since the .gitignore list solves the issue I suspect your revision control was stopping the deletion of the files.

Mark.

speedycat's picture

Hi! Sorry for late reply. After downgrading to my previous version which failed to build too, I'm not sure if the actual PSoC Creator update caused the problem. It did not work after I deleted the PSoC Creator's AppData neither. When I deleted the files in my .gitignore, things was working again. So there were probably some temporary files confusing the build.

 

I don't think git stopped deletions since .gitignore tells what to not track :)

본 사이트의 모든 컨텐츠와 자료는 "있는 그대로" 제공됩니다. CYPRESS SEMICONDUCTOR와 해당 공급자는 그 목적에 관계 없이 이러한 자료의 적합성에 대한 표현을 하지 않으며 상업성, 특정 목적에의 적합성, 권리 및 제3자 지적 재산권의 비침해에 대한 모든 묵시적 보증과 조건을 포함하여(이에 제한되지 않음) 이러한 자료와 관련한 모든 보증과 조건을 부인합니다. CYPRESS SEMICONDUCTOR에서는 명시적 또는 묵시적으로 금반언이나 여타의 다른 방법으로 라이센스를 부여하지 않습니다. 이 사이트의 정보를 사용하려면 제3자의 라이센스 또는 CYPRESS SEMICONDUCTOR에서 제공하는 라이센스가 필요할 수 있습니다.

이 사이트의 컨텐츠에는 특정 사용 지침이나 제한이 포함되거나 그러한 제한이 적용될 수 있습니다. 모든 게시물과 이 사이트 컨텐츠 사용에는 사이트 약관이 적용됩니다. 이 컨텐츠를 사용하는 제3자는 제한 또는 지침을 따르고 이 사이트의 약관을 준수할 것이라는 데 동의합니다. Cypress Semiconductor와 그 공급자는 컨텐츠와 자료, 그 제품, 프로그램 및 서비스를 언제든 수정, 삭제, 개조, 개선, 향상 및 기타 변경하거나 예고 없이 컨텐츠, 제품, 프로그램 또는 서비스를 이동 또는 중단할 수 있는 권리를 보유합니다.