You are here

AN1125 - Interfacing the CYS25G0101DX to Differential LVPECL | Cypress Semiconductor

AN1125 - Interfacing the CYS25G0101DX to Differential LVPECL

최신 업데이트: 
2017년 9월 12일
버전: 
*C

AN1125 demonstrates how to connect the single-ended interface of CYS25G0101DX to a differential LVPECL device and provides simple formulas to help users calculate the values of the termination circuitry.

개요

The CYS25G0101DX is a SONET OC-48 Transceiver. It provides complete parallel-to-serial and serial-to-parallel conversions, clock and data recovery, and clock synthesis functions in a single chip. The synchronous parallel input and output interface of the CYS25G0101DX are HSTL and LVCMOS compliant, and support differential and single ended LVPECL standards devices.

Dear valued customer,

Thank you for choosing our products. They come with all the know-how and passion that our engineers have put into it. As you probably already know, Cypress is now Infineon. This is a major step for our company, but also for the good of you. 

Reliability and business continuity are of utmost importance for us. Hence, we remain fully committed to honoring existing customer and distributor relationships. This includes offering the legacy Cypress product portfolio. We thank you very much for your trusting support.

For the full version of this message, please download the PDF version.