You are here

AN13553 - Using Processor Chip Enable as Address Valid Input to Antioch™ | Cypress Semiconductor

AN13553 - Using Processor Chip Enable as Address Valid Input to Antioch™

최신 업데이트: 
2017년 5월 17일
버전: 
*C
West Bridge® Antioch™ requires an Address Valid (ADV#) signal when the Processor Interface (P-Port) operates in asynchronous mode. Processors that do not have an ADV# signal (or any signal that can be programmed to behave like the ADV# signal) on their memory interface can use the information in this application note to interface to Antioch by connecting the processor’s Chip Enable signal to both the Chip Enable (CE#) signal and the ADV# signal on Antioch. This approach allows the designer to use Antioch with processors that may not have an ADV# signal whose timing is compatible with Antioch’s ADV# signal.

Dear valued customer,

Thank you for choosing our products. They come with all the know-how and passion that our engineers have put into it. As you probably already know, Cypress is now Infineon. This is a major step for our company, but also for the good of you. 

Reliability and business continuity are of utmost importance for us. Hence, we remain fully committed to honoring existing customer and distributor relationships. This includes offering the legacy Cypress product portfolio. We thank you very much for your trusting support.

For the full version of this message, please download the PDF version.