You are here

AN17004 - Decoupling Guidelines for the CYS25G0101DX OC-48 SONET Transceiver | Cypress Semiconductor

AN17004 - Decoupling Guidelines for the CYS25G0101DX OC-48 SONET Transceiver

최신 업데이트: 
2017년 9월 12일
버전: 
*C

This application note gives some decoupling guidelines, loop-filter requirements, and CM_SER pin requirements for the CYS25G0101DX OC-48 SONET Transceiver.

개요

The CYS25G0101DX SONET/SDH OC-48 transceiver is a communications building block for high-speed SONET data communications. The CYS25G0101DX provides complete parallel-to-serial and serial-to-parallel conversions, clock generation, and clock and data recovery operations in a single 120-pin 14-mm x 14-mm TQFP package.

Dear valued customer,

Thank you for choosing our products. They come with all the know-how and passion that our engineers have put into it. As you probably already know, Cypress is now Infineon. This is a major step for our company, but also for the good of you. 

Reliability and business continuity are of utmost importance for us. Hence, we remain fully committed to honoring existing customer and distributor relationships. This includes offering the legacy Cypress product portfolio. We thank you very much for your trusting support.

For the full version of this message, please download the PDF version.