You are here

AN64574 - Designing with Serial Peripheral Interface (SPI) nvSRAM | Cypress Semiconductor

AN64574 - Designing with Serial Peripheral Interface (SPI) nvSRAM

최신 업데이트: 
2020년 5월 28일
버전: 
*I

Cypress’s serial peripheral interface (SPI) nvSRAM is a high-performance nonvolatile serial memory that offers zero cycle delay write operation and infinite SRAM write endurance. The SPI nvSRAM is a slave SPI device and requires an SPI master controller to access nvSRAM in a system. This application note provides a few key design considerations and firmware tips to guide the users designing with SPI nvSRAM. An associated project for PSoC 1 and a library component for PSoC 3 and PSoC 4 are also provided as an example project, which demonstrates SPI nvSRAM access by a standard SPI master controller.

SOC connection to SPI nvSRAM Diagram

번역 문서는 참고용으로만 제공하는 것입니다. 설계 과정에 참여할 경우에는 영어 버전 문서를 참고하는 것이 좋습니다.