You are here

AN80555 - 72-Mbit RH QDR®II+ Interface Controller Implementation Details | Cypress Semiconductor

AN80555 - 72-Mbit RH QDR®II+ Interface Controller Implementation Details

최신 업데이트: 
2020년 5월 14일
버전: 
*F

개요

Cypress’s Radiation Hardened 72Mbit QDR®II+ is a source synchronous pipelined Static RAM equipped with the 1.8-V QDRII+ architecture with RadStop® technology. The QDRII+ architecture has separate data inputs and data outputs along with a common multiplexed address port. To maximize data throughput, both read and write ports are equipped with DDR interfaces which transfer data on both rising and falling edges of the clock signal. The result is that two/four bus widths of data are transferred during each clock period for Burst 2/Burst 4 configurations.

Dear valued customer,

Thank you for choosing our products. They come with all the know-how and passion that our engineers have put into it. As you probably already know, Cypress is now Infineon. This is a major step for our company, but also for the good of you. 

Reliability and business continuity are of utmost importance for us. Hence, we remain fully committed to honoring existing customer and distributor relationships. This includes offering the legacy Cypress product portfolio. We thank you very much for your trusting support.

For the full version of this message, please download the PDF version.