You are here

CY7C1523KV18: 72-Mbit DDR II SIO SRAM Two-Word Burst Architecture | Cypress Semiconductor

CY7C1523KV18: 72-Mbit DDR II SIO SRAM Two-Word Burst Architecture

최신 업데이트: 
2018년 1월 29일
버전: 
*Q

72-Mbit DDR II SIO SRAM Two-Word Burst Architecture

특징

  • 72-Mbit density (4 M × 18)
  • 250 MHz clock for high bandwidth
  • Two-word burst for reducing address bus frequency
  • Double data rate (DDR) interfaces (data transferred at 500 MHz) at 250 MHz
  • Two input clocks (K and K) for precise DDR timing
    • SRAM uses rising edges only
  • Two input clocks for output data (C and C) to minimize clock skew and flight time mismatches
  • Echo clocks (CQ and CQ) simplify data capture in high speed systems
  • Synchronous internally self timed writes
  • For more, see pdf.

기능 설명

The CY7C1523KV18 is a1.8 V Synchronous Pipelined SRAMs, equipped with DDR II SIO (Double Data Rate Separate I/O) architecture. The DDR II SIO consists of two separate ports: the read port and the write port to access the memory array. The read port has data outputs to support read operations and the write port has data inputs to support write operations. The DDR II SIO has separate data inputs and data outputs to completely eliminate the need to “turnaround” the data bus required with common I/O devices.

번역 문서는 참고용으로만 제공하는 것입니다. 설계 과정에 참여할 경우에는 영어 버전 문서를 참고하는 것이 좋습니다.