You are here

CY7C1565KV18: 72-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency) | Cypress Semiconductor

CY7C1565KV18: 72-Mbit QDR® II+ SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)

최신 업데이트: 
2017년 11월 30일
버전: 
*S

72-Mbit QDR® II SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)

특징

  • Separate independent read and write data ports
    • Supports concurrent transactions
  • 550-MHz clock for high bandwidth
  • Four-word burst for reducing address bus frequency
  • Double data rate (DDR) Interfaces on both read and write ports
    (data transferred at 1100 MHz) at 550 MHz
  • Available in 2.5-clock cycle latency
  • Two input clocks (K and K) for precise DDR timing
    • SRAM uses rising edges only
  • Echo clocks (CQ and CQ) simplify data capture in high speed systems
  • 자세한 사항은 pdf를 참조하십시오
     

기능 설명

The CY7C1565KV18 is1.8-V synchronous pipelined SRAM, equipped with QDR II+ architecture. Similar to QDR II architecture, QDR II+ architecture consists of two separate ports: the read port and the write port to access the memory array. The read port has dedicated data outputs to support read operations and the write port has dedicated data inputs to support write operations. QDR II+ architecture has separate data inputs and data outputs to completely eliminate the need to “turnaround” the data bus that exists with common I/O devices.

번역 문서는 참고용으로만 제공하는 것입니다. 설계 과정에 참여할 경우에는 영어 버전 문서를 참고하는 것이 좋습니다.