You are here

CY7C1625KV18, CY7C1612KV18, CY7C1614KV18: 144-Mbit QDR® II SRAM Two-Word Burst Architecture | Cypress Semiconductor

CY7C1625KV18, CY7C1612KV18, CY7C1614KV18: 144-Mbit QDR® II SRAM Two-Word Burst Architecture

최신 업데이트: 
2018년 2월 15일
버전: 
*O

144-Mbit QDR® II SRAM Two-Word Burst Architecture

특징

  • Separate independent read and write data ports
    • Supports concurrent transactions
  • 360-MHz clock for high bandwidth
  • Two-word burst on all accesses
  • Double data rate (DDR) interfaces on both read and write ports
    (data transferred at 720 MHz) at 360 MHz
  • Two input clocks (K and K) for precise DDR timing
    • SRAM uses rising edges only
  • Two input clocks for output data (C and C) to minimize clock skew and flight time mismatches
  • Echo clocks (CQ and CQ) simplify data capture in high-speed systems
  • 자세한 사항은 pdf를 참조하십시오

기능 설명

The CY7C1625KV18, CY7C1612KV18, and CY7C1614KV18 are 1.8-V synchronous pipelined SRAMs, equipped with QDR II architecture. QDR II architecture consists of two separate ports: the read port and the write port to access the memory array. The read port has dedicated data outputs to support read operations and the write port has dedicated data inputs to support write operations. QDR II architecture has separate data inputs and data outputs to completely eliminate the need to ‘turn around’ the data bus that exists with common I/O devices.