You are here

65W USB-PD/PPS reference design with EZ-PD™ PAG1S+PAG1P and CoolGaN™ | Cypress Semiconductor

65W USB-PD/PPS reference design with EZ-PD™ PAG1S+PAG1P and CoolGaN™

최신 업데이트: 
2021년 11월 02일

This 65 W USB-PD type-C PPS reference design features Infineon’s PAG1S and PAG1P controllers together with the Infineon’s high-voltage CoolGaN™ FET. The solution meets the global efficiency standards including DoE Level VI/ CoC Tier 2 and offers a low standby power. The solution is tested and passes the CE standard defined by CISPR32 Class B. It offers a high board power density of 22.16 W/in3. The solution is targeted for USB PD (including PPS), QC power adapters. It can also support adapters that require legacy charging including Apple charging, BC1.2, QC 3.0 and Samsung AFC. Together, PAG1S and PAG1P offer a low BOM cost, high performance PD/PPS/QC compliant solution.

65W USB-PD/PPS reference design with EZ-PD™ PAG1S+PAG1P and CoolGaN™

Reference design features:

  • Universal input voltage of 90Vac – 265Vac
  • Supports USB PD 3.0
  • Fixed PDO: 5V/3A, 9V/3A, 12V/3A, 15V/3A, 20V/3.25A
  • PPS: 3.3V-21V/3.25A
  • Board dimension of 52x42x22 mm3
  • Passes CoC Tier 2 and DoE Level VI Efficiency standards
  • Passes CISPR 32 Class B CE standard
  • Low BOM cost with a simple primary start-up controller (PAG1P) and an integrated SR+PD controller (PAG1S)

The board hardware design files (schematic, layout etc) and firmware are readily available below for customers to reduce the design cycle.

번역 문서는 참고용으로만 제공하는 것입니다. 설계 과정에 참여할 경우에는 영어 버전 문서를 참고하는 것이 좋습니다.