FM22LD16-55-BGTR | Cypress Semiconductor

You are here

FM22LD16-55-BGTR
Status: 생산 중

데이터시트

(pdf, 509.35 KB) RoHS PB Free

FM22LD16-55-BGTR

Development KitN
인증 자동차N
밀도(Kb)4096
주파수(MHz)해당 없음
인터페이스Parallel
최대 작동 온도(°C)85
Max. Operating VCCQ (V)3.60
최대 작동 전압(V)3.60
최소 작동 온도(°C)-40
Min. Operating VCCQ (V)2.70
최소 작동 전압(V)2.70
구성(X x Y)256Kb x 16
Part FamilyParallel FRAM
속도(ns)55
Tape & ReelY
온도 분류산업

Pricing & Inventory Availability

1-9 unit Price* 10-24 unit Price* 25-99 unit Price* 100-249 unit Price* 250-999 unit Price* 1000+ unit Price*
$46.93 $41.99 $37.79 $33.35 $32.36 $31.12
Availability Quantity Ships In Buy from Cypress Buy from Distributors
Out of Stock 0 Please click here to check lead times

Packaging/Ordering

No. of Pins
48
Package Cross Section Drawing
Package Carrier
REEL
Package Carrier Drawing / Orientation
Standard Pack Quantity
2000
Minimum Order Quantity (MOQ)
2000
Order Increment
2000
Estimated Lead Time (days)
161
HTS Code
8542.32.0071
ECCN
없음
ECCN Suball
EAR99

Quality and RoHS

Moisture Sensitivity Level (MSL)
3
Peak Reflow Temp. (°C)
RoHS 준수
Y
무연
Y
Lead/Ball Finish
Sn/Ag/Cu

기술 문서

제품 변경 고지(PCN) (1)

2020년 4월 14일
Qualification of Texas Instruments’ DMOS6 as an Additional Wafer Fab Site, Test 25 as an Additional Wafer Sort Site, OSE-Taiwan as an Additional Assembly Site for 44-TSOP II Package with Copper Wire for the 4Mb Parallel Industrial-Grade Product Family

Product Information Notice (PIN) (8)

2020년 6월 10일
Manufacturing Label and Packing Configuration Standardization
2020년 4월 14일
Addendum to PIN195102 - Manufacturing Label and Packing Configuration Standardization
2020년 4월 14일
Qualification of New Cover Tape (CPAK) for Tape and Reel Shipment at Cypress Philippines
2017년 11월 07일
Qualification of an Additional Top Passivation Layer for F-RAM Devices
2017년 11월 06일
Addendum to PIN145281: Qualification of New Carrier Tape Supplier at Cypress Philippines
2017년 11월 06일
F-RAM PRODUCTS DATASHEET FORMAT CHANGES
2017년 11월 06일
Changes to F-RAM Minimum Order Quantities, Order Increments, and Factory Order Increments to Align with Cypress Standards
2017년 11월 06일
Changes to F-RAM Marking to Align with Cypress Standards

IBIS(1)

2014년 7월 03일

Verilog (1)

2014년 4월 03일